In re Naffziger Serial No.: 09/497,533

AMENDMENTS

Please amend the above-referenced application as follows:

IN THE CLAIMS:

This listing of claims replaces all prior versions and listings of claims in the application.

1-23. (Canceled)

	•
_	•
1 .	
\ <i>/</i>	
~	
•	

1

1

2

3

4

5

6

7

8

9

10

11

12

- 24. (Currently Amended) A method for finding a predefined plurality of instructions, if available, that are ready to be executed and that reside in an instruction reordering mechanism of a processor that can launch execution of instructions out of order via a predefined number of instruction ports, comprising the steps of:
- (a) providing said instruction reordering mechanism having a plurality of said instructions, each said instruction having a respective logic element for causing and preventing launching, when appropriate, of said instruction; and
- (b) propagating a set of signals successively through said logic elements of said instruction reordering mechanism, said set of signals responsive to available instruction ports and port information, wherein an instruction identified as valid for launching is launched on a select instruction port identified via propagation logic forwarded through said logic elements and wherein said propagation logic includes a next available instruction port identifier when an instruction port is available.
- 1 25. (Previously Presented) The method of claim 24, further comprising the 2 step of:
- advising each instruction port of said instruction reordering mechanism during

 each launch cycle either that said instruction will be launched or that said instruction will

 not be launched.

1	26. (Previously Presented) The method of claim 24, wherein said signals are
2	propagated thro	ugh said logic elements only in response to logic transitions from a first
3	logic level to a second logic level.	
1	27. (Previously Presented) The method of claim 24, further comprising the
2	step of:	
3	commun	nicating said predefined plurality of said instructions to a corresponding
4	predefined plura	ality of instruction ports associated with one or more execution resources.
1	28. (Previously Presented) The method of claim 24, further comprising the
2	step of, after sa	id predefined plurality of said instructions have been selected, propagating
3	a lost signal to remaining logic elements associated with remaining instructions of said	
4	instruction reor	dering mechanism to indicate to said remaining logic elements that their
5	respective rema	ining instructions have not been selected.
1	29.	(Previously Presented) The method of claim 24, further comprising the
2	steps of:	
3	(c)	after said predefined plurality of said instructions have been selected,
4	propagating a lo	ost signal to remaining logic elements associated with remaining
5	instructions of	said instruction reordering mechanism to indicate to said remaining logic
6	elements that th	neir respective remaining instructions have not been selected;
7	(d)	performing steps (b) and (c) during a single cycle associated with one or
8	more execution	resources; and
9	(e)	communicating said predefined plurality of said instructions from said
10	instruction reor	dering mechanism to a corresponding predefined plurality of instruction

ports associated with said one or more execution resources.

10

ł	30.	(Previously Presented) The method of claim 24, further comprising the
2	step of:	
3	(c)	providing said instruction reordering mechanism in a form of a queue
4	having a plura	lity of slots, each said slot having a respective one of said logic elements
5	and means for	temporarily storing a respective instruction, and
6	(d)	propagating said set of said signals successively through said slots of said
7	queue during	an execution cycle.
1	31.	(Previously Presented) The method of claim 24, wherein said set comprises
2	two or more s	ignals.
1	32.	(Previously Presented) The method of claim 24, further comprising the
2	step of:	
3	(c)	causing said propagation through only a predefined number of said logic
4	elements durii	ng a launch cycle.

4	1
•	

execution resources.

4	
1	

3

4

5

6

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

1	35.	(Previously Presented) The method of claim 33, further comprising the
2	step of:	

- (c) during said launch cycle but after said predefined plurality of said instructions have been selected, propagating a lost signal to remaining slots associated with remaining instructions of said queue to indicate to said remaining slots that their respective remaining instructions have not been selected.
 - 36. (Currently Amended) A system for finding a predefined plurality of instructions, if available, that are ready to be executed in a processor that can launch execution of instructions out of order, comprising:
 - (a) an instruction reordering mechanism for temporarily storing a plurality of said instructions; and
 - (b) a plurality of logic elements associated with said instruction reordering mechanism and associated respectively with each of said instructions in said instruction reordering mechanism for causing and preventing launching, when appropriate, of respective instructions, said logic elements configured to propagate a plurality of signals through said logic elements, said plurality of signals responsive to available instruction ports and port information to launch execution of an instruction identified as valid for launching such that an instruction is launched on an instruction port identified via propagation logic forwarded through said logic elements said propagation logic comprising a next available instruction port identifier when an instruction port is available that direct said logic elements to select said predefined plurality of said instructions for launching and de-select any remaining instructions.
- 1 37. (Previously Presented) The system of claim 36, wherein each of said logic 2 elements is configured to receive said set of signals from a previous logic element, to 3 evaluate said set of signals to determine whether or not to launch a respective instruction, 4 to modify states associated with said set of signals based upon whether or not said 5 respective instruction was launched, and to propagate said set of said signals to a later 6 logic element.
- 1 38. (Previously Presented) The system of claim 36, wherein each one of said 2 logic elements is implemented in combinational logic hardware.

4

- 1 39. (Previously Presented) The system of claim 36, wherein each said logic 2 element is configured to, after said predefined plurality of said instructions have been 3 selected, propagate a lost signal to remaining logic elements associated with said 4 remaining instructions of said instruction reordering mechanism to indicate to said 5 remaining logic elements that their respective remaining instructions have not been 6 selected.
- 1 40. (Previously Presented) The system of claim 36, further comprising one or 2 more execution resources having one or more ports to receive data from said predefined 3 plurality of said instructions.
- 1 41. (Previously Presented) The system of claim 40, wherein at least one of said 2 execution resources is an arithmetic logic unit (ALU).
- 1 42. (Previously Presented) The system of claim 40, wherein at least one of said 2 execution resources is a multiple accumulate unit (MAC).
- 1 43. (Previously Presented) The system of claim 40, wherein at least one of said 2 execution resources is a cache.
- 1 44. (Previously Presented) The system of claim 36, wherein said instruction reordering mechanism is a queue.
- 1 45. (Previously Presented) The system of claim 36, further comprising: 2 an arbitration mechanism configured to assert a start signal to one of said logic 3 elements to initiate said propagation of said set of signals.

In re Naffziger Serial No.: 09/497,533



- 46. (Currently Amended) A system for finding a predefined plurality of instructions, if available, that are ready to be executed and that reside in a queue of a processor that can launch execution of instructions out of order, comprising:
- (a) queue means for storing a plurality of said instructions, said queue means having a plurality of launch logic means for causing and preventing launching, when appropriate, of a respective instruction; and
- (b) logic means associated with said queue, said logic means for propagating a set of signals to successive launch logic means, said set of signals responsive to available instruction ports and port information to launch execution of an instruction to indicate both when and which of one or more ports of one or more execution resources are available for each said instruction and when none of said ports are available, wherein an instruction identified as valid for launching by said launch logic means is launched on an instruction port identified via said set of signals forwarded through said launch logic means and wherein said set of signals includes a next available instruction port identifier when an instruction port is available.